

(12) **EUROPEAN PATENT APPLICATION**

(43) Date of publication: 11.02.1998 Bulletin 1998/07 (51) Int Cl.⁶: H04L 7/00, G06F 1/04

(21) Application number: 97305174.1

(22) Date of filing: 14.07.1997

<p>(84) Designated Contracting States: AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE</p> <p>(30) Priority: 08.08.1996 US 695093</p> <p>(71) Applicant: Hewlett-Packard Company Palo Alto, California 94304 (US)</p>	<p>(72) Inventor: Arnett, David W. Vancouver, WA 98682 (US)</p> <p>(74) Representative: Colgan, Stephen James et al CARPMAELS & RANSFORD 43 Bloomsbury Square London WC1A 2RA (GB)</p>
--	---

(54) **Clock distribution via suppressed carrier to reduce EMI**

(57) In a computer or other digital system a clock or other synchronous signal (12) is routed from a source (16) to a destination (18) as a double side band suppressed carrier (DSB-SC) signal (14). The clock or other synchronous signal is amplitude modulated at the source using a broadband low frequency envelope signal (20). The modulated signal is the DSB-SC signal, which then is routed over PC board traces (15) to the destination. At the destination, the DSB-SC signal is demodulated to achieve the clock or other synchronous signal (60). The envelope signal (20,20') is separately generated from a common key (72) at both the source and destination, is routed to both the source to the destination, or is routed from the source to the destination.




FIG.1

EP 0 823 801 A2

Description

BACKGROUND OF THE INVENTION

This invention relates generally to methods and apparatus for reducing electromagnetic interference ("EMI") emissions from PC board traces in a digital system, and more particularly for reducing EMI emissions from clock and other synchronous signal traces for a computer or other digitally-clocked system.

Electromagnetic interference is electromagnetic energy emitted from electronic devices which, either directly or indirectly, contributes to a degradation in performance of an electronic receiver or other electronic system. EMI radiation from poorly shielded electronic devices, for example, degrade radio and television signals resulting in audible or visible static at receivers picking up such signals. Governments typically regulate EMI emissions to enhance public use of the radio wave spectrum and other electromagnetic wave spectra. In the United States, for example, the F.C.C. requires testing of devices and rates the devices by class according to their emissions. The United States F.C.C. Agency rates EMI emissions over a 120 kilohertz ("kHz") bandwidth. The 120 kHz bandwidth corresponds to the typical bandwidth of a conventional communication receiver, such as an FM receiver. Reduced EMI emissions within such bandwidth reduce the interference output, otherwise perceived by a listener or viewer as, for example, static or white noise.

Typical precautions taken by electronic manufacturers are to provide shielding of electronic devices to minimize EMI emissions. Computer manufacturers, for example, typically use shielded cables and shielded housings to minimize EMI emissions. This invention is directed toward a digital method and apparatus for reducing detectable EMI emissions within a critical bandwidth (e.g., 120 kHz).

SUMMARY OF THE INVENTION

According to the invention, a clock or other synchronous signal is amplitude modulated at a source. The modulated signal is a dual side band suppressed carrier (DSB-SC) signal which is routed via PC board traces to a destination, where the DSB-SC signal is demodulated. The modulation spreads the clock signal energy over a widened spectrum so as to reduce EMI emissions over a bandwidth of interest (e.g., 120 kHz).

According to one aspect of this invention, the carrier signal in the amplitude modulation process is the clock or other synchronous signal. For a computer system such signal typically has a high frequency of 1 megahertz ("MHz") or greater. The envelope signal for the amplitude modulation process is a low frequency broadband signal. Preferably, the envelope signal is a broadband rectangular wave signal varying in frequency. The primary frequency components (i.e., the fundamental

frequencies) of the broadband signal preferably occur within a range up to one-half the frequency of the clock or other synchronous signal. Primary frequencies up to the clock signal frequency also may be used.

According to another aspect of the invention, the modulated DSB-SC signal and the envelope signal are routed from source to destination via a signal path including PC-board traces. At the destination the two signals are used to perform a demodulation process by which the clock or other synchronous signal is retrieved.

According to another aspect of the invention, the envelope signal is generated using a pseudo-random code generator. A key code or seed is input to the pseudo-random code generator to derive the envelope signal. In one embodiment, the source and destination each include a pseudo-random code generator. The key is either predefined and known to both the source and destination pseudo-random code generators, is sent to both the source and destination random code generators, or is sent from one to the other of the source and destination pseudo-random code generators. In such embodiments the envelope signal need not be routed from the source to the destination, but instead may be separately generated at each of the source and destination.

According to preferred embodiments, a method and apparatus for reducing EMI emissions attributable to synchronous signals at off-chip signal paths in a digital system is provided, (e.g., EMI emitted directly from such off-chip signal paths or from other signal paths coupled to such signal paths). The digital system includes a source circuit generating a first synchronous signal for distribution to a destination circuit. The first synchronous signal occurs at the source circuit and has a first signal frequency spectrum, including a first frequency and harmonics of the first frequency. A first envelope signal is present and has a first envelope frequency spectrum including frequencies not greater than the first frequency. The first envelope signal defines a first bandwidth. A modulation circuit within the source circuit receives the first synchronous signal and the first envelope signal. The first synchronous signal is amplitude modulated with the envelope signal to generate a dual side band suppressed carrier signal. A first signal path routes the dual side band suppressed carrier signal from the source integrated circuit chip to the destination integrated circuit chip. A second envelope signal having a second envelope frequency spectrum equal to the first envelope frequency spectrum and defining the first bandwidth is present at the destination circuit. A demodulation circuit within the destination circuit receives the dual side band suppressed carrier signal via the first signal path and receives the second envelope signal. The demodulation circuit amplitude demodulates the dual side band suppressed carrier signal using the second envelope signal to regenerate the first synchronous signal. Detectable EMI emissions attributable to the first synchronous signal are reduced by not routing the first syn-

chronous signal from the source integrated circuit to the destination integrated circuit, and instead routing the dual side band suppressed carrier signal. The dual side band suppressed carrier signal has energy spread over the first bandwidth at each side band. The first bandwidth is wide enough to reduce detectable EMI emissions.

Preferably the lower edge of the DSB-SC signal left side band to the upper edge of the DSB-SC signal right side band spans at least 120 kHz. For adjoining side bands this is achieved using an envelope signal having a spectrum spanning from 0 to at least 60 kHz. For non-adjoining side bands this is achieved by using an envelope signal (i) having a spectrum commencing at more than 60 kHz; (ii) having a bandwidth greater than 60 kHz; or (iii) satisfying the following relationship: $2 \cdot f_4 + 2BW_{45} > 120 \text{ kHz}$, where f_4 is the lowest frequency of the envelope signal spectrum and BW_{45} is the envelope signal bandwidth. The envelope frequency spectrum upper frequency bound preferably is less than or equal to one-half the first frequency, although the upper bound alternatively may be as high as the first frequency.

In some embodiments a second signal path electrically coupling the source circuit and the destination circuit is included. The first envelope signal is routed from the source circuit to the destination circuit via the second signal path. In such case the second envelope signal is the received first envelope signal.

In some embodiments a first envelope signal generator is included at the source circuit for generating the first envelope signal. A second envelope circuit generator is included at the destination circuit for generating the second envelope signal. The first envelope signal generator receives a predefined key from which the first envelope signal is derived. Also, the second envelope signal generator receives the predefined key from which the second envelope signal is derived. In some embodiments the predefined key is changed, either periodically or aperiodically.

An advantage of the invention is that the signals routed from source to destination along the PC board traces have their energy spread across side bands of the modulated signal. The result is a reduction in EMI emissions from the PC board traces. EMI emissions attributable to the PC board traces also are reduced. For example, systems, circuits or traces having a signal path experiencing electromagnetically coupling to a PC board trace will have reduced EMI attributable to the synchronous signals flowing through the PC board trace. An advantage of using a predefined key for generating an envelope signal for the modulated signal is that only the modulated signal need be sent from source to destination, instead of both the demodulated signal and the envelope signal. These and other aspects and advantages of the invention will be better understood by reference to the following detailed description taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram of an apparatus for distributing a clock signal via suppressed carrier according to an embodiment of this invention;

Fig. 2 is a chart of a frequency spectrum for an embodiment of the clock or other synchronous signal of Fig. 1;

Fig. 3 is a chart of a frequency spectrum for an embodiment of the envelope signal of Fig. 1;

Fig. 4 is a chart of the modulated signal of Fig. 1 according to an embodiment of this invention;

Fig. 5 is a block diagram of an apparatus for distributing a clock signal via suppressed carrier according to another embodiment of this invention;

Fig. 6 is a block diagram of an apparatus for distributing a clock signal via suppressed carrier according to yet another embodiment of this invention; and Fig. 7 is a block diagram of an embodiment of a modulation circuit.

DESCRIPTION OF SPECIFIC EMBODIMENTS

Fig. 1 shows an apparatus 10 for distributing a clock or other synchronous signal 12 via a dual side band - suppressed carrier (DSB-SC) signal 14 according to an embodiment of this invention. In one embodiment a clock signal 12 is routed from a source circuit 16 to an operational circuit 17 of a destination circuit 18. The apparatus 10 is part of a computer or other digital system in which PC board traces and/or other off-chip or off-board conductive signal paths 15 electrically couple a source 16 and a destination 18. The PC board traces, for example, are formed as strips of metal or other conductive material. When a signal is routed over traces radiation is emitted from the strips into the surrounding environment, as like an antenna. Electromagnetic energy also may be coupled to neighboring traces and propagated into other circuits and systems where EMI occurs. The radiation energy is determined in part by the energy and frequency of the routed signal. For a conventional computer routed signals typically include the clock and other synchronous signals 12. Typically the clock or other synchronous signal 12 has a high frequency. Energy is radiated at such frequency (i.e., the primary or fundamental frequency) and at harmonics of such frequency. Such energy also is referred to as electromagnetic interference because it causes interference with other electromagnetic waves in the environment. Of particular concern are signals within the radio and television frequency spectrum. Interference with radio and television signals is perceived as static or white noise. Accordingly, EMI emissions occurring within the 120 kHz bandwidth of conventional electronic radio and television receivers is undesirable. Thus, it is an object of the invention to spread the energy of the clock signal and other synchronous signals 12 over a frequency band in excess of the 120 kHz bandwidth or another EMI-crit-

ical frequency bandwidth of interest. Fig. 2 shows an exemplary frequency spectrum 26 for a clock signal 12. The spectrum 26 includes a primary frequency f_1 (i.e., the clock signal frequency) and multiple harmonics f_2 , f_3 of the primary frequency.

To spread the energy of the clock signal 12 over a broad spectrum, the clock signal 12 is amplitude modulated with an envelope signal 20. The envelope signal 20 is a broadband signal having a frequency spectrum including primary frequencies not higher than the clock signal primary frequency, f_1 . Preferably, the envelope signal primary frequencies do not exceed one-half the clock signal primary frequency. Fig. 3 shows an exemplary frequency spectrum 34 for a broad band, rectilinear-wave, envelope signal 20. The envelope signal frequency spectrum 34 spans from a first frequency f_4 to a second frequency f_5 to define a bandwidth BW_{45} .

A modulation circuit 22 is used to amplitude modulate the clock signal or other synchronous signal 12 with the envelope signal 20. In one embodiment the modulation circuit 22 includes an exclusive 'OR' gate 24. The modulated signal 14 output from the modulation circuit 22 is a dual side band suppressed carrier signal. Fig. 4 shows an exemplary frequency spectrum 36 of a modulated signal 14 derived from the clock signal 12 of Fig. 2 and the envelope signal 20 of Fig. 3. Note that by using amplitude modulation, the modulated signal 14 is a dual side band suppressed carrier signal. Comparing Figs. 2 and 4 it is seen that the energy of the primary frequency f_1 is spread over two side bands 40, 42. Similarly the energy of the first harmonic f_2 is spread over two side bands 44, 46 and the energy of other harmonics (e.g. f_3) are spread over respective dual side bands (e.g., 48, 50). Note that each side band 40-50 has a bandwidth equal to the bandwidth BW_{45} of the envelope signal 20 (See Fig. 3). Thus, by using a wide bandwidth envelope frequency spectrum the clock signal energy is spread beyond the 120 kHz bandwidth of interest (or another EMI critical bandwidth of interest).

To achieve spreading of more than 120 kHz, the primary frequencies defining the envelope signal frequency spectrum conform to the following equation (I):

$$2 \cdot f_4 + 2BW_{45} > F_{\text{critical}} \quad (I)$$

where,

f_4 is the lowest frequency of the envelope signal spectrum;

BW_{45} is the envelope signal bandwidth; and

$F_{\text{critical}} = 120$ kHz or another EMI critical frequency of interest.

Equation (I) is equivalent to the following equation (II):

$$f_5 > (F_{\text{critical}} / 2) \quad (II)$$

where f_5 is the highest frequency of the envelope signal spectrum;

For $F_{\text{critical}} = 120$ kHz the lower frequency of the DSB-SC signal left side band 40 to the upper frequency of the DSB-SC signal right side band 42 spans at least 120 kHz. For adjoining side bands 40, 42 forming one continuous band centered at f_1 this is achieved using an envelope signal having a spectrum 34 spanning from $f_4 = 0$ to $f_5 > 60$ kHz. For non-adjoining side bands one solution is to use an envelope signal having a spectrum commencing at $f_4 > 60$ kHz. Another solution is to have the bandwidth $BW_{45} > 60$ kHz. Another solution is to have $f_5 > 60$ kHz. In other embodiments other solutions to equation (I) are used. Preferably, the envelope frequency spectrum 34 upper frequency bound f_5 is less than the first frequency. The envelope frequency spectrum 34 for best mode embodiments includes frequencies less than one-half the clock signal frequency, f_1 . By using an envelope signal frequency spectrum 34 conforming to equations (I) or (II) there is a substantial decrease in detectable EMI emissions about the primary frequency f_1 and the various harmonics f_2 , f_3 (e.g., less energy in frequencies within range $f_1 \pm F_{\text{critical}}/2$, $f_2 \pm F_{\text{critical}}/2$, $f_3 \pm F_{\text{critical}}/2$).

Referring again to Fig. 1, the modulated signal 14 exhibiting the frequency spectrum 36 of Fig. 4 is routed from source 16 to destination 18 via conductive signal path(s) 15. Thus, the signal routed over the PC board traces and other radiation emitting signal paths has its energy significantly spread over a wide bandwidth. As a result, a substantial portion of the EMI emissions will be filtered out by conventional receiver devices, (e.g., frequencies outside of the ranges $f_1 \pm 60$ kHz, $f_2 \pm 60$ kHz, $f_3 \pm 60$ kHz are filtered out). Further, unfiltered EMI emissions picked up by conventional receiver devices are at a substantially reduced energy level. At the destination 18 the modulated signal 14 is demodulated to retrieve the clock or other synchronous signal 12 as an output clock or other synchronous signal 60. A demodulation circuit 62 is used to amplitude demodulate the modulated signal 14. In one embodiment the demodulation circuit 62 includes an exclusive 'OR' gate 64. The amplitude and frequency of the clock signal 12 input to the modulator 22 at the source 16 are substantially the same as the amplitude and frequency of the clock signal 60 output from the demodulator 62 at the destination 18. Also, the phase relationship between the clock signal 12 and the clock signal 60 is constant.

To perform the demodulation operation the demodulator 62 receives the modulated signal 14 and an envelope signal 20'. The envelope signal 20' used at the destination 18 has the same amplitude and frequency pattern as the envelope signal 20 used at the source 16. Preferably, the envelope signal 20' and modulated sig-

nal 14 are phase aligned at the demodulation circuit 62 or prior to being input to the demodulation circuit 62. Fig. 5 shows an embodiment in which the envelope signal 20 is routed from the source 16 to the destination 18 over PC board traces and/or other off-chip or off-board conductive signal paths 15. Alternatively the same envelope signal 20 is routed to both the source 16 and destination 18.

In another embodiment the envelope signals 20, 20' are derived separately at the source 16 and destination 18. For the demodulation process to be accurate, and result in substantially the same signal pattern in the input clock signal 12 and output clock signal 60, the signal pattern of the envelope signals 20 and 20' at the source 16 and destination 18 are to be the same. Fig. 6 shows an embodiment of the apparatus for distributing a clock or other synchronous signal 12 in which an envelope signal generator circuit 70 is located at both the source 16 and destination 18. In one embodiment the envelope signal generator 70 is a pseudo-random code generator responsive to a key or other seed 72. By inputting the same key 72 to the source's envelope signal generator 70 and the destination's envelope signal generator 70, the same envelope signal 20, 20' is produced at the source 16 and destination 18. According to various embodiments, the key 72 is predefined and stored at both the source and destination, is routed to both the source 16 and destination 18 envelope signal generator 70, or is routed from one of the source and destination envelope signal generator 70 to the other. In embodiments in which a key is changed, periodically or aperiodically, and routed to either or both of the source and destination envelope signal generators 70, the time period between key changes is preferably greater than that of any resulting envelope signal 20.

Referring to Fig. 7 a schematic block diagram of one embodiment of a modulation circuit 22' is shown. The modulation circuit 22' includes a frequency doubler 78, a set of D flip-flops 80, 82, 84, 86, inverter 88 and the exclusive OR gate 24. The frequency doubler 78 doubles the frequency of the clock or other synchronous signal 12 to precisely define each edge of the clock signal or other synchronous signal. The exclusive OR gate 24 performs the modulation of the clock signal and envelope signal. The flip-flops 80-86 set the phase relations of signals input to the exclusive OR gate 24 so as to prevent signal glitches from being transmitted from the modulation circuit 22 (e.g., to the demodulator 62). Specifically, because the outputs of flip-flops 80, 82 could change at the same time causing a glitch at the exclusive OR gate 24 output. Flip-flops 84, 86, however, prevent the glitch from propagating out of the modulation circuit 22 along signal path 14 toward the demodulator circuit's 62 exclusive OR gate 64. The output from the modulation circuit 22' is the modulated signal 14. In some embodiments the envelope signal 20' also is output.

Although a preferred embodiment of the invention

has been illustrated and described, various alternatives, modifications and equivalents may be used. Therefore, the foregoing description should not be taken as limiting the scope of the inventions which are defined by the appended claims.

Claims

1. An apparatus (10) for reducing EMI emissions along conductive signal paths within a digital system which are attributable to synchronous signals, the digital system having a source circuit (16) generating a first synchronous signal (12) for distribution to a destination circuit (18), the apparatus comprising:
 - the first synchronous signal (12) occurring at the source circuit (16) and having a first signal frequency spectrum (26) comprising a first frequency (f_1) and harmonics (f_2, f_3) of the first frequency;
 - a first envelope signal (20) having a first envelope frequency spectrum (34) comprising primary frequencies (f_4-f_5) not greater than the first frequency and defining a first bandwidth (BW_{45});
 - a modulation circuit (22) within the source circuit receiving the first synchronous signal and the first envelope signal, the modulation circuit amplitude modulating the first synchronous signal and the envelope signal to generate a dual side band suppressed carrier signal (14) having dual side bands (40, 42) about the first frequency and about the harmonics of the first frequency;
 - a first conductive signal path (15) within the digital system routing the dual side band suppressed carrier signal from the source circuit to the destination circuit;
 - a second envelope signal (20') having a second envelope frequency spectrum (34) equal to the first envelope frequency spectrum and defining the first bandwidth; and
 - a demodulation circuit (62) within the destination circuit (18) receiving the dual side band suppressed carrier signal via the first signal path and receiving the second envelope signal, the demodulation circuit for amplitude demodulating the dual side band suppressed carrier signal with the second envelope signal to regenerate the first synchronous signal (60) for use by the destination circuit; and
 - wherein detectable EMI emissions attributable to the first synchronous signal are reduced by not routing the first synchronous signal (12) from the source circuit to the destination circuit and instead routing the dual side band sup-

pressed carrier signal (14), the dual side band suppressed carrier signal having energy spread over the first bandwidth, the first bandwidth being wide enough to reduce detectable EMI emissions.

2. The apparatus of claim 1, in which primary frequencies (f_4 - f_5) of the first envelope frequency spectrum (34) exclude frequencies greater than one-half of the first frequency (f_1).
3. The apparatus of claim 1, in which the first envelope frequency spectrum (34) has a least primary frequency (f_4) and a greatest primary frequency (f_5); and wherein bandwidth of the first envelope frequency spectrum is the greatest primary frequency minus the least primary frequency; and wherein the greatest primary frequency is greater than 60 kHz.
4. The apparatus of claim 1, further comprising: a second signal path electrically coupling the source circuit and the destination circuit; and wherein the first envelope signal (20) is routed from the source circuit to the destination circuit via the second signal path; and wherein the second envelope signal (20') is the received first envelope signal.
5. The apparatus of claim 1, further comprising: a first envelope signal generator (70) at the source circuit for generating the first envelope signal and a second envelope circuit generator (70) at the destination circuit for generating the second envelope signal.
6. The apparatus of claim 5, in which the first envelope signal generator receives a predefined key (72) from which the first envelope signal is derived and in which the second envelope signal generator receives the predefined key (72) from which the second envelope signal is derived.
7. A method for reducing EMI emissions in a digital system, comprising the steps of:

amplitude modulating a first synchronous signal (12) at a source (16) using a first envelope signal (20) to derive a dual side band suppressed carrier signal (14), the first synchronous signal having a first signal frequency spectrum (26) comprising a first frequency (f_1) and harmonics (f_2 , f_3) of the first frequency, the first envelope signal having a first envelope frequency spectrum (34) comprising frequencies not greater than the first frequency and defining a first bandwidth (BW_{45});
 routing the dual side band suppressed carrier signal from the source to a destination via a first off-chip signal path (15); and

amplitude demodulating the dual side band suppressed carrier signal using a second envelope signal (20') at the destination to regenerate the first synchronous signal (60), the second envelope signal having a second envelope frequency spectrum (34) equal to the first envelope frequency spectrum and defining the first bandwidth; and
 wherein detectable EMI emissions attributable to the first synchronous signal are reduced by not routing the first synchronous signal (12) from the source to the destination and instead routing the dual side band suppressed carrier signal, the dual side band suppressed carrier signal (14) having energy spread over the first bandwidth, the first bandwidth being wide enough to reduce detectable EMI emissions.

8. The method of claim 7, in which primary frequencies of the first envelope frequency spectrum (34) exclude frequencies greater than one-half of the first frequency (f_1).
9. The method of claim 7, further comprising the step of routing the first envelope signal from the source (16) to the destination (18) via a second signal path; and wherein the second envelope signal (20') is the received first envelope signal (20).
10. The method of claim 7, further comprising the steps of:

generating the first envelope signal (20) from a first predefined key (72) input to a first envelope signal generator (70) at the source (16); and
 generating the second envelope signal (20') from a second predefined key (72) input to a second envelope signal generator (70) at the destination (18), wherein the first predefined key equals the second predefined key.







FIG. 5







FIG. 6





THIS PAGE BLANK (USPTO)



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 0 823 801 A3

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
21.06.2000 Bulletin 2000/25

(43) Date of publication A2:
11.02.1998 Bulletin 1998/07

(21) Application number: 97305174.1

(22) Date of filing: 14.07.1997

(51) Int Cl.7: H04L 7/00, G06F 1/04,
H04B 15/04, H04L 25/02,
H04L 25/08, G06F 1/10

(84) Designated Contracting States:
AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC
NL PT SE

(30) Priority: 08.08.1996 US 695093

(71) Applicant: Hewlett-Packard Company
Palo Alto, California 94304 (US)

(72) Inventor: Arnett, David W.
Vancouver, WA 98682 (US)

(74) Representative: Colgan, Stephen James et al
CARPMAELS & RANSFORD
43 Bloomsbury Square
London WC1A 2RA (GB)

(54) Clock distribution via suppressed carrier to reduce EMI

(57) In a computer or other digital system a clock or other synchronous signal (12) is routed from a source (16) to a destination (18) as a double side band suppressed carrier (DSB-SC) signal (14). The clock or other synchronous signal is amplitude modulated at the source using a broadband low frequency envelope signal (20). The modulated signal is the DSB-SC signal,

which then is routed over PC board traces (15) to the destination. At the destination, the DSB-SC signal is demodulated to achieve the clock or other synchronous signal (60). The envelope signal (20,20') is separately generated from a common key (72) at both the source and destination, is routed to both the source to the destination, or is routed from the source to the destination.




FIG.1

EP 0 823 801 A3



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 97 30 5174

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
X	US 5 422 919 A (GRAHAM MARTIN H) 6 June 1995 (1995-06-06)	1,7	H04L7/00 G06F1/04
A	* column 1, line 10 - column 4, line 65; figures 2,5 *	3-6,9,10	H04B15/04 H04L25/02 H04L25/08 G06F1/10
A	EP 0 163 313 A (TEKTRONIX INC) 4 December 1985 (1985-12-04) * page 1, line 2 - line 7 * * page 2, line 27 - page 3, line 30 * * page 4, line 24 - page 5, line 32; figure 1 * * page 6, line 23 - page 8, line 16; figures 1A,1B *	1-10	
A	PATENT ABSTRACTS OF JAPAN vol. 016, no. 075 (P-1316), 24 February 1992 (1992-02-24) & JP 03 265014 A (HITACHI LTD;OTHERS: 01), 26 November 1991 (1991-11-26) * abstract *	1-10	
A	EP 0 655 829 A (LEXMARK INT INC) 31 May 1995 (1995-05-31) * page 2, line 1 - line 2 * * page 2, line 54 - page 3, line 18 * * page 4, line 1 - line 32; figure 2 * * page 10, line 17 - line 29 *	1-10	TECHNICAL FIELDS SEARCHED (Int.Cl.6) H04B H04L H03B H03C G06F
A	US 5 263 055 A (CAHILL STEPHEN V) 16 November 1993 (1993-11-16) * column 1, line 7 - line 9 * * column 1, line 63 - column 2, line 21 * * column 3, line 20 - column 5, line 55; figure 3 *	1-10	
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 28 April 2000	Examiner Roldán Andrade, J
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document</p>			

EPO FORM 1503 03.82 (Fol. 001)

ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.

EP 97 30 5174

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on the European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

28-04-2000

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5422919 A	06-06-1995	US 5283807 A	01-02-1994
		AU 5166893 A	09-05-1994
		GB 2285563 A,B	12-07-1995
		WO 9409583 A	28-04-1994
EP 0163313 A	04-12-1985	JP 61024321 A	03-02-1986
JP 03265014 A	26-11-1991	NONE	
EP 0655829 A	31-05-1995	US 5488627 A	30-01-1996
		AU 676355 B	06-03-1997
		AU 7282194 A	15-06-1995
		CA 2131567 A	30-05-1995
		JP 7235862 A	05-09-1995
		US 5631920 A	20-05-1997
		US 5872807 A	16-02-1999
US 5263055 A	16-11-1993	US 5867524 A	02-02-1999
		CA 2081004 A,C	05-05-1993

C/O FORM P0439

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

THIS PAGE BLANK (USPTO)